SyntheSys Research Home Page SyntheSys Research Home Page Japanese SyntheSys Home Page Chinese SyntheSys Home Page
SyntheSys Research Home
The Vision of a Scope, the Confidence of a BERT
Product Family Applications Measurements Literature Support News Room Company Contact Us
 
 

Search our Site:

 

Up UP
Backplane, 10GBASE-KR
BER & Signal Integrity
DisplayPort
Optical Transceivers
PCIe
SAS
SATA
Serial Bus
USB 3.0
XFP/XFI

 

 

 

 

Patterns for PCIe Compliance Testing using the BERTScope

PCIe Patterns       ALL of these   (ZIP, 32 kB)
LOG-IDLE1280.ram
LOG-IDLE1340.ram
PCI-Express 5G Multi_Lane Compliance Pattern with Toggle in Page B.ram
PCI-Express 5G Single_Lane Compliance Pattern with Toggle in Page B.ram
PCI-Express Rev1.1 4.2.8 Compliance Pattern.ram
PCI-Express_Multi_Lane_Compliance_Pattern.ram
PCIe EIOS 5GTs.ram
PCIe EIOS with IDLE in Page B.ram
PCIe EIOS.ram
PCIe_2.5G_Loopback0101.ram
PCIe_2.5G_LoopbackCompliance.ram
PCIe_5G_ComplianceLoopback.ram

Additional PCIe Compliance Patterns     ALL of these  (ZIP, 2 kB)
PCIe 160b-n Compliance Pattern.ram
PCIe 160b-p Compliance Pattern.ram
PCIe 320b-n Compliance Pattern.ram
PCIe 320b-p Compliance Pattern.ram
PCIe 40b 1x Compliance Pattern.ram
PCIe 640b-n Compliance Pattern.ram
PCIe 640b-p Compliance Pattern.ram
PCIe 80b-n Compliance Pattern.ram
PCIe 80b-p Compliance Pattern.ram

PCIe 8 Gbps Modified Compliance Patterns for Lane 0       ALL of these  (ZIP, 1.05 MB)
and Matching DPP Configurations
8Gbps_PCIe_TX_Lane_0_-0dB_0dB.ram
8Gbps_PCIe_TX_Lane_0_-0dB_2dB.ram
8Gbps_PCIe_TX_Lane_0_-0dB_2p5dB.ram
8Gbps_PCIe_TX_Lane_0_-0dB_3p5dB.ram
8Gbps_PCIe_TX_Lane_0_-2p5dB_0dB.ram
8Gbps_PCIe_TX_Lane_0_-3p5dB_0dB.ram
8Gbps_PCIe_TX_Lane_0_-3p5dB_3p5dB.ram
8Gbps_PCIe_TX_Lane_0_-4p5dB_0dB.ram
8Gbps_PCIe_TX_Lane_0_-6dB_0dB.ram
8Gbps_PCIe_TX_Lane_0_-6dB_3p5dB.ram
PCIe_modified_compliance_lane0.ram

PCIe_P0_0dB_-6dB.dpp
PCIe_P1_0dB_-3p5dB.dpp
PCIe_P2_0dB_-4p4dB.dpp
PCIe_P3_0dB_-2p5dB.dpp
PCIe_P4_0dB_-0dB.dpp
PCIe_P5_1p9dB_-0dB.dpp
PCIe_P6_2p5dB_-0dB.dpp
PCIe_P7_3p5dB_-6dB.dpp
PCIe_P8_3p5dB_-3p5dB.dpp
PCIe_P9_3p5dB_-0dB.dpp

 

 



Back to Top