SyntheSys Research Home Page SyntheSys Research Home Page Japanese SyntheSys Home Page Chinese SyntheSys Home Page
SyntheSys Research Home
The Vision of a Scope, the Confidence of a BERT
Product Family Applications Measurements Literature Support News Room Company Contact Us
 

Search our Site:

 

Back UP
Clock Recovery CR/CR HS 12.5/14.3/26/28 Gb/s
CRJ 12500A & Option 143
CR with Jitter Analysis
DCRJ Digital Communications
Receiver with Jitter Analysis
PLA Clock PLL Response Analyzer
Clock Recovery Feature Selection Guide

 

 

Clock Recovery Selection Guide

Maximum Data Rate, Gb/s Models Jitter Spectrum to
12.5 GHz
Optional PLL Analysis (Option PCIE) Loop Bandwidths, Maximum Rate of Operation Data Through-Path
Standard 12 MHz 24 MHz Extension (Option XLBW) Internal Pick-Off Tee High Sensitivity, Direct Input
12.5  CR 12500A 12.5 Gb/s 12.5 Gb/s checkmark
 CRJ 12500A checkmark
 CRJ 125-PCIE checkmark
14.3  CRJ 12500A
   Option 143
checkmark 14.3 Gb/s checkmark*
 CR 14300A
26  CR 25000A 26 Gb/s
 CR HS 25000A checkmark
28.6  CR 28000A 28.6 Gb/s checkmark*
 CR HS 28000A checkmark


*Data through-path recommended for use below 12.5 Gb/s. Above this rate, use of an external pick-off tee is advised.

 

 

Back to Top